Abstract-A digital random return-to-zero technique is presented to improve the dynamic performance of current-steering digital-to-analog converters (DACs). To demonstrate the proposed technique, a CMOS 8-bit 1.6-GS/s DAC was fabricated in a 90-nm CMOS technology. The DAC achieves a spurious-free dynamic range better than 60 dB for a sine-wave input up to 460 MHz and better than 55 dB up to 800 MHz. The DAC consumes 90 mW of power.
I. INTRODUCTION
T HE current-steering digital-to-analog converters (DACs) can achieve a high sampling rate and, thus, are commonly used in generating high-frequency signals [1] - [5] . DAC static linearity, which is specified as differential nonlinearity (DNL) and integral nonlinearity (INL), is mainly determined by the matching of I u among different current cells and the output resistances of the I u current sources. There are techniques to improve static linearity, which will not be covered in this brief. However, even with ideal I u current sources, dynamic nonlinearity still occurs. It is manifested as spuriousfree dynamic range (SFDR) degradation shown in the V o output spectrum when the D i [k] input is a single-tone sine wave. The SFDR decreases rapidly with increasing input frequency. The sources of dynamic nonlinearity are numerous and complex, including code-dependent switching transients [6] , [7] and the capacitive output impedance of the current cells [5] , [12] , [13] . The return-to-zero (RZ) technique has been proposed to improve the DAC dynamic performance [6] , [8] , [9] . The technique adds an output buffer to isolate the output loads from the current switches and executes current-switching operation during the zero phase. The DAC dynamic performance can also be improved by modifying the current-switching operation to make the switching transients uncorrelated with the input sequence [2] , [10] , [11] .
In this brief, we propose a digital random RZ (DRRZ) technique to mitigate the effect of switching transients on the DAC dynamic performance. An 8-bit 1.6-GS/s current-steering DAC chip was designed to demonstrate the proposed technique. The rest of this brief is organized as follows. Section II introduces the DRRZ technique. Section III describes the circuit implementation of the DAC chip. Section IV shows the experimental results. Section V draws conclusions. . Thus, the switching transients are input dependent and will result in DAC dynamic distortion.
Analog RZ (ARZ) has been used to hide the switching transients from the output [6] , [8] , [9] . The CK and V o waveforms of Fig. 3 show the ARZ operation. When CK is high, the DAC is in the data phase. It decodes the digital input D i [k], sets up its internal current switches, and generates the analog output V o corresponding to D i [k] . When CK is low, the DAC is in the zero phase. The DAC output V o is forced to zero by analog switches added at output nodes V o1 and V o2 . The current switches in the DAC are switched to reflect the next input D i [k + 1] during the zero phase. Thus, the switching transients do not appear in V o to contribute dynamic distortion. The analog switches at the output nodes must be large enough to eliminate switching transients.
We can generate the RZ V o waveform without using the analog switches at the output nodes. As shown in Fig. 3 , when CK is low, the DAC is in the zero phase Z [k] , in which the DAC arranges its internal current switches in such a way that the output
that M is an even number. However, in this digital RZ (DRZ) setup, switching transients appear in V o . Consider the jth current cell. The sequence of its switching control B j is shown in Fig. 4 . When CK is high,
is a fixed value of either +1 or −1. In Fig. 4 We propose the DRRZ technique to randomize the switching transients appearing in DRZ. In this scheme, the switch controls Fig. 5 shows the block diagram of the 8-bit DAC. It is segmented into a 5-bit equally weighted most significant bit (MSB) DAC (M-DAC) and a 3-bit binary-weighted least significant bit (LSB) DAC (L-DAC). The M-DAC comprises 31 identical current cells. Each current cell can output a current of 8I, where I is the DAC unit current. The L-DAC comprises four current cells, which output currents of 1I, 1I, 2I, and 4I, respectively. There are two 1I current cells in the L-DAC so that a differential output of zero can be realized. The nodes I o1 and I o2 of all current cells are tied together to form two differential DAC output terminals. The two output terminals are connected to two R L resistors to generate the differential V o , as illustrated in Fig. 1 . When CK is high, the decoder controls both the M-DAC and the L-DAC. The current of the extra 1I current cell in the L-DAC is always directed to the I o1 node. The DAC output is expressed as zero phase, the entire L-DAC is treated as a single MSB current cell controlled by a single R 32 [k] signal. Fig. 6 shows the circuit schematic of a current cell. MOSFETs M1 and M2 form a cascode current source. M3 and M4 together function as a current switch. The current source is operated under a 2.5-V supply. M1-M4 are MOSFETs with thick gate oxide. MOSFETs M11-M18 and the two inverters form a level-sensitive MUX latch. When CK is high, the B j [k] signal is loaded into the latch. When CK is low, the R j [k] signal is loaded into the latch. The MUX latch is operated under a 1.2-V supply.
III. CIRCUIT DESCRIPTIONS
V o [k] = (D i [k] − 127) × 2IR L , where D i [k]
IV. EXPERIMENTAL RESULTS
The DAC was fabricated in a standard 90-nm CMOS technology. Fig. 7 shows the chip photograph. The DAC core area is 400 × 400 μm 2 . The chip also includes a direct digital frequency synthesizer (DDFS) to generate digital inputs for DAC testing. Fig. 8 shows the measured DNL and INL of the DAC. The DNL is +0.04/−0.03 LSB, and the INL is +0/−0.2 LSB.
Figs. 9 and 10 show the output spectra of the DAC operating at a 1.6-GS/s sampling rate, and the input frequency is 107 MHz. In Fig. 9 , the DRRZ function is turned off, and the DAC output waveform is similar to NRZ V o waveform shown in Fig. 2. In Fig. 10 , the DRRZ function is turned on, and the DAC output waveform is similar to the RZ V o waveform shown in Fig. 3 . There are no significant harmonic tones in both figures. The measured SFDR is 65.4 dB for the NRZ DAC and 66 dB for the DRRZ DAC. When the input frequency of the DAC is low, the total number of current switches forced to switch is low in each clock cycle. The overall switching transients have little effect on the harmonic distortion of the DAC. Thus, the DRRZ function shows little improvement in the SFDR.
Figs. 11 and 12 are the DAC output spectra under similar conditions, except that the input frequency is raised to 731 MHz. When the input frequency of the DAC is high, the total number of current switches forced to switch is high in each clock cycle. The effect of switching transients becomes large and is revealed as the harmonic tones in Fig. 11 . The SFDR is 43 dB and is dominated by the third harmonic. The harmonic tones are suppressed by the DRRZ operation, as illustrated in Fig. 12 . The SFDR is improved to 56.5 dB. Fig. 13 shows the measured SFDR of the DAC operated at a 1.6-GS/s sampling rate and with different input frequencies. The DAC has three different configurations, which are NRZ, DRZ, and DRRZ. For the NRZ DAC, the measured SFDR is degraded from 65 to 42 dB as the input frequency increases toward 800 MHz. Employing the DRRZ operation, the DAC can maintain an SFDR larger than 60 dB up to 460 MHz and an SFDR larger than 55 dB up to 800 MHz. Fig. 13 also shows the measured SFDR of the DRZ DAC. The DRZ setup cannot improve the SFDR at all. At low frequencies, the DRZ DAC exhibits an SFDR even worse than the NRZ DAC. This is because, at low frequencies, DRZ introduces more switching transients than NRZ. Fig. 13 also shows a theoretical third-order harmonic distortion (HD3) calculation by considering only the output impedance of current cells [5] , [12] , [13] . It is expressed as where R L,d = 50 Ω is the differential resistance of the DAC output loads, M = 32 is the total number of M-DAC current cells, and Z o is the output impedance of an M-DAC current cell. The L-DAC is treated as a single M-DAC current cell. Referring to Fig. 6 , Z o is the output impedance looking into the I o1 terminal when M3 is turned on and M4 is off. Z o in our design can be modeled as a resistor R o = 1.9 MΩ in parallel with a capacitor C o = 10.8 fF. Fig. 13 indicates that the HD3 of (1) is the major distortion source for the DRRZ DAC with input frequencies higher than 300 MHz. This type of distortion cannot be removed by DRRZ. The DAC specifications are summarized in Table I . sampling rates, the dynamic performance is defined as SFDR × f s , where SFDR is expressed in power ratio, and f s is the sampling rate (in hertz). Note that the reported DAC is only an 8-bit design, but its dynamic performance is competitive at high signal frequencies.
V. CONCLUSION
A CMOS 8-bit 1.6-GS/s current-steering DAC has been presented to demonstrate the proposed DRRZ technique. The technique requires only a small overhead in digital circuits. The improvement in the SFDR of the DAC is 14 dB when the input frequency is 800 MHz.
